

12.0 Electrical and Timing Specifications

Table 12. Recommended Operating Conditions

Parameter	Symbol	170 MHz		220 MHz		250 MHz		250 MHz		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Power Supply	V _{DD} , DACVDD, PLLVDD	3.0	3.6	3.0	3.6	3.0	3.6	3.14	3.6	Volts
Case Temperature	T _C	0	100	0	100	0	85	0	100	°C
DAC Output Load	R _L	37.5	50	37.5	50	37.5	50	37.5	50	Ω
Reference Voltage	V _{REF}	1.204	1.266	1.204	1.266	1.204	1.266	1.204	1.266	Volts

Table 13. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Power Supply	V _{DD} , DACVDD, PLLVDD	-0.5	3.8	Volts
Signal Pin Voltage		-0.5	5.5	Volts
DAC Output Short Circuit Duration	t _{sc}		∞	seconds
Case Temperature	T _C	0	145	°C
Soldering Temperature (5 seconds, 0.25 in. from case)	T _{SOL}		260	°C
Vapor Phase Soldering Temperature (1 minute)	T _{V,SOL}		220	°C

Table 14. DC Characteristics

Parameter	Symbol	Min.	Typical	Max.	Units
DAC Outputs					
Resolution		8	8	8	Bits
Integral Linearity Error	ILE			3/4	LSB
Differential Linearity Error	DLE			3/4	LSB
Grey Scale Error				5	% Grey Scale
Monotonicity				Guaranteed	
Coding					Binary
CMOS Digital Inputs					
Input High Voltage (V _{DD} = 3.3 V)	V _{IH}	2.0		5.5	Volts
Input Low Voltage	V _{IL}	-0.5		0.8	Volts
Input High Current (V _{IH} = 2.4 V)	I _{IH}			20	μA
Input Low Current (V _{IL} = 0.0 V)	I _{IL}	-20			μA
Input Capacitance (f=1 MHz, V _{IN} = 2.4 V)	C _{IN}		4	8	pF
Digital Outputs					
Output High Voltage (I _{OH} = -12 mA)	V _{OH}	2.4			Volts
Output Low Voltage (I _{OL} = 6 mA)	V _{OL}			0.4	Volts
Hi-Z Current (0 ≤ V ≤ 3.6 V)	I _{OZ}	-20		20	μA
Analog Outputs					
DAC Inaccuracy				7	%
DAC-to-DAC Mismatch				5	%
Output Compliance	V _{OC}	-0.5		1.2	Volts

Table 15. AC Characteristics

Parameter	Symbol	Spec.	170 MHz	220 MHz	250 MHz	Units
RS[2:0] Setup	t_1	min	10	10	10	ns
RS[2:0] Hold	t_2	min	10	10	10	ns
<u>RD, WR Low</u>	t_3	min	50	50	50	ns
<u>RD, WR High</u>	t_4	min	$6 \times \text{pclk}$	$6 \times \text{pclk}$	$6 \times \text{pclk}$	ns
RD Low to Data Bus Driven	t_5	min	2	2	2	ns
RD Low to Data Bus Valid	t_6	max	40	40	40	ns
RD High to Data Bus 3-Styled	t_7	max	20	20	20	ns
Data Bus Hold from RD High	t_8	min	2	2	2	ns
Write Data Setup	t_9	min	10	10	10	ns
Write Data Hold	t_{10}	min	10	10	10	ns
LCLK, SCLK Low	t_{11}	min	4	4	4	ns
LCLK, SCLK High	t_{12}	min	4	4	4	ns
LCLK, SCLK Cycle	t_{13}					
16:1 MUX Mode		max	10.6	13.75	15.63	MHz
8:1 MUX Mode		max	21.25	27.5	31.25	MHz
4:1 MUX Mode		max	42.5	55	62.5	MHz
2:1 MUX Mode		max	85	100	100	MHz
1:1 MUX Mode		max	100	100	100	MHz
16:1 MUX Mode		min	94.12	72.7	64	ns
8:1 MUX Mode		min	47.06	36.4	32	ns
4:1 MUX Mode		min	23.53	18.2	16	ns
2:1 MUX Mode		min	11.77	10	10	ns
1:1 MUX Mode		min	10	10	10	ns
PIX[63:0] Setup	t_{14}	min	1	1	1	ns
PIX[63:0] Hold	t_{15}	min				
1:1 MUX Mode		min	4	4	4	ns
Not 1:1 MUX Mode		min	2	2	2	ns
VGA[7:0], BLANK, BORDER	t_{16}	min	3	3	3	ns
H _{SYNCIN} , C _{SYNCIN} Setup						
VGA[7:0], BLANK, BORDER	t_{17}	min	3	3	3	ns
H _{SYNCIN} , C _{SYNCIN} Hold						
SCLK to LCLK skew (T=SCLK cycle time)	t_{18}	min	-2	-2	-2	ns
		max	T-8	T-8	T-8	ns
Supply Current (1)		typ(2)	450	650	660	mA
		max(3)	716	890	1000	mA

Notes:

- Supply current is the total of I_{VDD} , I_{VDDDAC} and I_{VDDPLL} .
- Typical power dissipation is for VDD, VDDDAC, VDDPLL = 3.3 V, TA = 20 °C, with typical pixel patterns such as displayed with graphical user interfaces, and
 - 170 MHz part running at 135 MHz (e.g., for 1280 x 1024 screen)
 - 220 MHz part running at 216 MHz (e.g., for 1600 x 1280 screen)
 - 250 MHz part running at 220 MHz
- Maximum power dissipation is for VDD, VDDDAC, VDDPLL = 3.6 V, TA = 0 °C, with alternating full black/full white pixels running at the maximum specified frequency (170/220/250 MHz).




Figure 3. Microprocessor Interface Timing




Figure 4. Pixel Data and Video Control Interface Timing




Figure 5. SCLK and LCLK Timing